<?xml 
version="1.0" encoding="utf-8"?><?xml-stylesheet title="XSL formatting" type="text/xsl" href="https://www.alse-fr.com/spip.php?page=backend.xslt" ?>
<rss version="2.0" 
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:atom="http://www.w3.org/2005/Atom"
>

<channel xml:lang="en">
	<title>A.L.S.E the FPGA Experts</title>
	<link>https://www.alse-fr.com/</link>
	<description>A.L.S.E: Advanced Logic Synthesis for Electronics, offers a complete range of Services, IPs, Training courses and Boards to help you with the design of FPGA-based and EmbeddedSystems.</description>
	<language>en</language>
	<generator>SPIP - www.spip.net</generator>
	<atom:link href="https://www.alse-fr.com/spip.php?id_rubrique=40&amp;page=backend" rel="self" type="application/rss+xml" />

	<image>
		<title>A.L.S.E the FPGA Experts</title>
		<url>https://www.alse-fr.com/sites/alse-fr.com/local/cache-vignettes/L144xH42/siteon0-d414d.png?1672825095</url>
		<link>https://www.alse-fr.com/</link>
		<height>42</height>
		<width>144</width>
	</image>



<item xml:lang="en">
		<title>VHDL Coding Guide</title>
		<link>https://www.alse-fr.com/VHDL-Coding-Guide.html</link>
		<guid isPermaLink="true">https://www.alse-fr.com/VHDL-Coding-Guide.html</guid>
		<dc:date>2016-11-08T19:34:05Z</dc:date>
		<dc:format>text/html</dc:format>
		<dc:language>en</dc:language>
		
		



		<description>&lt;p&gt;This &lt;abbr title=&#034;VHSIC Hardware Description Language. _ A consequence of the US DOD's VHSIC program, this language (normalized as IEEE 1076) was created to describe accurately the behavior of High Speed Integrated Circuits.&#034;&gt;VHDL&lt;/abbr&gt; Coding Guide can significantly help improve your coding style as well as the quality of your designs !&lt;/p&gt;

-
&lt;a href="https://www.alse-fr.com/-VHDL-Coding-Guide-40-.html" rel="directory"&gt;VHDL Coding Guide&lt;/a&gt;


		</description>


 <content:encoded>&lt;div class='rss_chapo'&gt;&lt;p&gt;By our (long) experience, many designers code without using any Coding Guide. &lt;br class='manualbr' /&gt;From the smallest one-man operation to the largest multi-national company, this is never a good thing.&lt;br class='manualbr' /&gt;However, we have also seen some totally &lt;em class=&#034;spip&#034;&gt;counter-productive&lt;/em&gt; Coding Guides ! (usually in large companies).&lt;br class='manualbr' /&gt;This was the motivation in creating this document in 2004. Surprisingly, this Guide has remained extremely stable, it has been unsed with permission in a lot of companies throughout the world, and the 2018 edition is very close to the original version, which is an indication of its quality !&lt;/p&gt;&lt;/div&gt;
		&lt;div class='rss_texte'&gt;&lt;h2 class=&#034;spip&#034;&gt;Introduction&lt;/h2&gt;
&lt;p&gt;These rules and coding style are the result of more than 25 years of &lt;abbr title=&#034;Hardware Description Language. _ Some HDLs are : Verilog, SystemVerilog, VHDL, SystemC. _ First-generation (now obsolete) HDLs : Abel, CUPL etc&#034;&gt;HDL&lt;/abbr&gt; design and teaching experience, hundreds of complex &lt;abbr title=&#034;Application Specific Integrated Circuit. It is a Custom Design chip implementing usually many functions and designed by a customer. As opposed to Programmable devices or to ASSPs.&#034;&gt;ASIC&lt;/abbr&gt; &amp; &lt;abbr title=&#034;Field Programmable Gate Array. Standard devices that are customized at power up by loading a Programming pattern (aka bitstream) contained in a non-volatile memory. Users can develop completely custom functions and applications with off-the-shelf FPGAs.&#034;&gt;FPGA&lt;/abbr&gt; projects, hundreds of thousands of lines of code, and the development of a very rich portfolio of complex IPs serving customers all over the world.&lt;/p&gt;
&lt;p&gt;This Coding Guide is &#8220;reasonable&#8221;: small and simple enough to be easily remembered, &#8220;no-nonense&#8221; in that only useful rules have been kept. However it is covering a lot of the usual mistakes and it can significantly enhance the quality of the &lt;abbr title=&#034;VHSIC Hardware Description Language. _ A consequence of the US DOD's VHSIC program, this language (normalized as IEEE 1076) was created to describe accurately the behavior of High Speed Integrated Circuits.&#034;&gt;VHDL&lt;/abbr&gt; code.&lt;/p&gt;
&lt;h2 class=&#034;spip&#034;&gt;Caveat&lt;/h2&gt;
&lt;p&gt;It is probably useful to remind at this stage that :&lt;/p&gt;
&lt;ul class=&#034;spip&#034; role=&#034;list&#034;&gt;&lt;li&gt; Following the rules is not sufficient &lt;em class=&#034;spip&#034;&gt;per se&lt;/em&gt;: this Coding Guide is in no way teaching the fundamental principles that any HDL designer must master to create efficient and reliably working designs.&lt;br class='manualbr' /&gt;It is the purpose of our &lt;em class=&#034;spip&#034;&gt;Training Courses&lt;/em&gt; and especially our &#8220;FPGA Design Reliability&#8221; course !&lt;/li&gt;&lt;/ul&gt;&lt;ul class=&#034;spip&#034; role=&#034;list&#034;&gt;&lt;li&gt; The other way around is also true: some of these rules can be bent while a correct, working, design is achieved, if there is a good understanding of the potential issues that may result.&lt;/li&gt;&lt;/ul&gt;&lt;ul class=&#034;spip&#034; role=&#034;list&#034;&gt;&lt;li&gt; The Naming Conventions proposed here are not absolute rules. You may decide to adopt other naming conventions, but it is not acceptable to not have any naming convention enforced at all!&lt;/li&gt;&lt;/ul&gt;
&lt;p&gt;In summary, this document is only proposing a number of recommendations that, if followed, will reduce the design risks and globally augment the code quality and reliability.&lt;/p&gt;
&lt;h2 class=&#034;spip&#034;&gt;Copyright ALSE&lt;/h2&gt;
&lt;p&gt;These Coding Rules are copyright ALSE. If you want to reproduce them or use them by any means, you must contact ALSE and request an authorization.
However, strictly personal use is allowed.&lt;/p&gt;
&lt;h2 class=&#034;spip&#034;&gt;Obtaining the full document&lt;/h2&gt;
&lt;p&gt;You can view the complete Guide using the link below.&lt;/p&gt;&lt;/div&gt;
		
		</content:encoded>


		
		<enclosure url="https://www.alse-fr.com/sites/alse-fr.com/IMG/pdf/vhdl_coding_v4_eng.pdf" length="201881" type="application/pdf" />
		

	</item>



</channel>

</rss>