SystemVerilog for Design

FastTrack Verilog (condensed in 1 day) followed by SystemVerilog for Design (3 days).